SYKATIYA Technologies Hiring High-Speed SerDes Design Engineers with minimum of 2+ to 15 years working experience in TX, RX, Common lane (PLLs, LDO, Biasing and clock buffers)
Positions: Junior/Senior/Lead/Manager position offered

Job Descriptions

Any process nodes design experience preferred
Good cadence tools working experience
Good communication
Location: Bangalore (WFH/WFO) and Sweden
Joining timeline preferred: 0 to 90 days

Interested candidates with relevant experience can share updated CV to [email protected]

Previous articleFree Electronics Circuit & PCB Design + Simulation SoftwareNext articleRechargeable Flexible Fibre Battery That Could Power Electronic Devices