He/She should be able to do block level PNR including PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have worked on 7nm or lower node […] The post JOB: Physical Design Engineer At Moschip appeared first on Electronics For You.

This site uses cookies to offer you a better browsing experience. By browsing this website, you agree to our use of cookies.